

Appl. No. 10/707,803
Amdt. dated January 06, 2006
Reply to Office action of October 07, 2005

AMENDEMENTS TO THE CLAIMS

Listing of Claims

Claim 1 (currently amended): A circuit comprising:

- 5 an operational amplifier comprising a positive input end, a negative input end, and an
 output end;
 a first input impedance coupled between the negative input end and a first input
 signal;
 a second input impedance coupled between the negative input end and a second input
10 signal; and
 a first output impedance coupled between the negative input end and the output end;
 wherein resistances of the first and second input impedances are controlled by a
 first and a second control signals respectively, so that the resistances of the first
 and second input impedances are substantially different from each other.

15

Claim 2 (original): The circuit of claim 1 wherein resistances of the first and second
input impedances are close to each other.

20

Claim 3 (original): The circuit of claim 2 wherein the circuit has a high input impedance
characteristic.

Claim 4 (original): The circuit of claim 2 wherein the first output impedance is a
resistive-impedance, the circuit has a high voltage attenuation characteristic.

25

Claim 5 (original): The circuit of claim 2 wherein the first output impedance is a
capacitive-impedance, the circuit has a large time constant characteristic.

Appl. No. 10/707,803

Amdt. dated January 06, 2006

Reply to Office action of October 07, 2005

Claim 6 (original): The circuit of claim 1 wherein the first input impedance is a switched capacitor circuit, the switched capacitor circuit comprises:

a capacitor coupled between a first node and a ground end;

5 a first switch with one end coupled to the first node and another end used as an end of the switched capacitor circuit; and

a second switch with one end coupled to the first node and another end used as another end of the switched capacitor circuit,

wherein the first switch and the second switch are turned on alternately by the first control signal.

10

Claim 7 (previously presented): A circuit comprising:

a differential amplifier comprising a positive input end, a negative input end, a positive output end, and a negative output end;

15 a first input impedance coupled between the negative input end and a first input signal;

a second input impedance coupled between the positive input end and the first input signal;

20 a third input impedance coupled between the negative input end and a second input signal, the third input impedance being substantially equivalent to the second input impedance; and

a fourth input impedance coupled between the positive input end and the second input signal, the fourth input impedance being substantially equivalent to the first input impedance;

25 wherein resistances of the first and second input impedances are controlled by a first and a second control signals respectively.

Claim 8 (original): The circuit of claim 7 wherein resistances of the first and second input impedances are close to each other.

Appl. No. 10/707,803
Amdt. dated January 06, 2006
Reply to Office action of October 07, 2005

Claim 9 (original): The circuit of claim 8 wherein the circuit has a high input impedance characteristic.

- 5 Claim 10 (original): The circuit of claim 7 further comprising:
a first output impedance coupled between the negative input end and the positive output end; and
a second output impedance coupled between the positive input end and the negative output end.

10

Claim 11 (original): The circuit of claim 10 wherein the first and the second output impedances are a resistive-impedance, the circuit has a high voltage attenuation characteristic.

- 15 Claim 12 (original): The circuit of claim 10 wherein at least one the first and the second output impedance is a capacitive-impedance, the circuit has a large time constant characteristic.

- 20 Claim 13 (original): The circuit of claim 7 wherein the first input impedance is a switched capacitor circuit, the switched capacitor circuit comprises:
a capacitor coupled between a first node and a ground end;
a first switch with one end coupled to the first node and another end used as an end of the switched capacitor circuit; and
25 a second switch with one end coupled to the first node and another end used as another end of the switched capacitor circuit,
wherein the first switch and the second switch are turned on alternately by the first control signal.

Appl. No. 10/707,803
Amdt. dated January 06, 2006
Reply to Office action of October 07, 2005

Claim 14 (currently amended): A circuit comprising:

- a differential amplifier comprising a positive input end, a negative input end, a positive output end, and a negative output end;
- a first input impedance coupled between the negative input end and a first input
5 signal;
- a second input impedance coupled between the positive input end and ~~[[the]]~~ a second input signal;
- a first output impedance coupled between the negative input end and the positive output end;
- 10 a second output impedance coupled between the negative input end and the negative output end;
- a third output impedance coupled between the positive input end and the positive output end, the third output impedance being substantially equivalent to the second output impedance; and
- 15 a fourth output impedance coupled between the positive input end and the negative output end, the fourth output impedance being substantially equivalent to the first output impedance,
- wherein resistances of the first and second output impedances are controlled by a first and a second control signals respectively ~~[[.]]~~ ;
- 20 wherein the resistances of the first and the second output impedances are close to each other.

- Claim 15 (currently amended): The circuit of claim 14 wherein ~~resistances of the first and the second output impedance are close to each other.~~ the resistances of the first and
25 the second output impedances are so controlled by the first and the second control signals as to be substantially different from each other.

Claim 16 (original): The circuit of claim 15 wherein the first and the second input

Appl. No. 10/707,803
Amdt. dated January 06, 2006
Reply to Office action of October 07, 2005

impedance is a resistive-impedance, the circuit has a high voltage gain characteristic.

Claim 17 (original): The circuit of claim 15 wherein at least one the first and the second
input impedance is a capacitive-impedance, the circuit has a large time constant
5 characteristic.

Claim 18 (original): The circuit of claim 14 wherein the first output impedance is a
switched capacitor circuit, the switched capacitor circuit comprises:
a capacitor coupled between a first node and a ground end;
10 a first switch with one end coupled to the first node and another end used as an end of
the switched capacitor circuit; and
a second switch with one end coupled to the first node and another end used as
another end of the switched capacitor circuit,
wherein the first switch and the second switch are turned on alternately by the first
15 control signal.

Claim 19 (previously presented): A circuit comprising:

a differential amplifier comprising a positive input end, a negative input end, a
positive output end, and a negative output end;
20 a first input impedance coupled between the negative input end and a first input
signal;
a second input impedance coupled between the positive input end and the first input
signal;
a third input impedance coupled between the negative input end and a second input
25 signal, the third input impedance being substantially equivalent to the second
input impedance;
a fourth input impedance coupled between the positive input end and the second input
signal, the fourth input impedance being substantially equivalent to the first input

Appl. No. 10/707,803
Amdt. dated January 06, 2006
Reply to Office action of October 07, 2005

- impedance;
a first output impedance coupled between the negative input end and the positive output end;
a second output impedance coupled between the negative input end and the negative output end;
5 a third output impedance coupled between the positive input end and the positive output end, the third output impedance being substantially equivalent to the second output impedance; and
a fourth output impedance coupled between the positive input end and the negative output end, the fourth output impedance being substantially equivalent to the first output impedance,
10 wherein the positive output end is for outputting a first output signal, and the negative output end is for outputting a second output signal.
- 15 Claim 20 (previously presented): The circuit of claim 19 wherein the first input impedance, the second input impedance, the third input impedance, the fourth input impedance, the first output impedance, the second output impedance, the third output impedance, or the fourth output impedance is a switched capacitor circuit.
- 20 Claim 21 (previously presented): The circuit of claim 7 wherein the resistances of the first and second input impedances are so controlled by the first and the second control signals respectively, that they are substantially different from each other.